

Interface Transceiver of RS-232 Standard with One Supply Voltage


DESCRIPTION

The PT 3232 is a 3V powered EIA/TIA-232 and V.28/V.24 communication interface with low power requirements, high data-rate capabilities. PT 3232 has a proprietary low dropout transmitter output stage providing true RS-232 performance from 3 to 5.5V supplies. The device requires only four small 0.1 μ F standard external capacitors for operations from 3V supply.


The PT 3232 has two receivers and two drivers. The device is guaranteed to run at data rates of 120Kbps while maintaining RS-232 output levels. Typical applications are Notebook, Subnotebook and Palmtop Computers, Battery Powered Equipment, Hand-Held Equipment, Peripherals and Printers.

FEATURES

- 300 μ A SUPPLY CURRENT
- 120Kbps MAX GUARENTEED DATA RATE
- 3V/ μ s MINIMUM GUARANTEED SLEW RATE
- ENHANCED ESD SPECIFICATIONS:
 ± 15 kV IEC61000-4-2 Air Discharge
 ± 8 kV IEC61000-4-2 Contact Discharge
- AVAILABLE IN DIP-16, SO-16, TSSOP16 AND SOP16L(W)



PIN CONFIGURATION



PIN DESCRIPTION

PIN N°	SYMBOL	NAME AND FUNCTION
1	C1+	Positive Terminal for the first Charge Pump Capacitor
2	V+	Doubled Voltage Terminal
3	C1	Negative Terminal for the first Charge Pump Capacitor
4	C2+	Positive Terminal for the second Charge Pump Capacitor
5	C2	Negative Terminal for the second Charge Pump Capacitor
6	V-	Inverted Voltage Terminal
7	T2OUT	Second Transmitter Output Voltage
8	R2IN	Second Receiver Input Voltage
9	R2OUT	Second Receiver Output Voltage
10	T2IN	Second Transmitter Input Voltage
11	T1IN	First Transmitter Input Voltage
12	R1OUT	First Receiver Output Voltage
13	R1IN	First Receiver Input Voltage
14	T1OUT	First Transmitter Output Voltage
15	GND	Ground
16	VCC	Supply Voltage

ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
VCC	Supply Voltage	-0.3 to 6	V
V+	Doubled Voltage Terminal	(VCC - 0.3) to 7	V
V-	Inverted Voltage Terminal	0.3 to -7	V
V+ + V-		13	V
TIN	Transmitter Input Voltage Range	-0.3 to 6	V
RIN	Receiver Input Voltage Range	± 25	V
TOUT	Transmitter Output Voltage Range	± 13.2	V
ROUT	Receiver Output Voltage Range	-0.3 to (VCC + 0.3)	V
Ta	Operating Temperature	-40 to 85	°C
Ts	Storage Temperature	-60 to 150	°C
tSHORT	Transmitter Output Short to GND Time	Continuous	

* Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied.

Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. V+ and V-can have a maximum magnitude of +7V, but their absolute addition cannot exceed 13 V.

ELECTRICAL CHARACTERISTICS

($C_1 - C_4 = 0.1\mu\text{F}$, $V_{CC} = 3\text{V}$ to 5.5V , $T_A = -40$ to 85°C , unless otherwise specified.)

Typical values are referred to $T_A = 25^\circ\text{C}$)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I _{SUPPLY}	VCC Power Supply Current	No Load $V_{CC} = 3\text{V} \pm 10\%$ $T_A = 25^\circ\text{C}$		2.5	5	mA
		No Load $V_{CC} = 5\text{V} \pm 10\%$ $T_A = 25^\circ\text{C}$		6	10	mA

LOGIC INPUT ELECTRICAL CHARACTERISTICS

($C_1 - C_4 = 0.1\mu\text{F}$, $V_{CC} = 3\text{V}$ to 5.5V , $T_A = -40$ to 85°C , unless otherwise specified.)

Typical values are referred to $T_A = 25^\circ\text{C}$)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{TIL}	Input Logic Threshold Low	T-IN (Note 1)			0.8	V
V _{TIH}	Input Logic Threshold High	$V_{CC} = 3.3\text{V}$	2			V
		$V_{CC} = 5\text{V}$	2.4			V
I _{IL}	Input Leakage Current	T-IN		± 0.01	± 1	μA

Note1: Transmitter input hysteresis is typically 250mV

TRANSMITTER ELECTRICAL CHARACTERISTICS

($C_1 - C_4 = 0.1\mu\text{F}$ tested at $V_{CC} = 3\text{V}$ to 5.5V , $T_A = -40$ to 85°C , unless otherwise specified.)

Typical values are referred to $T_A = 25^\circ\text{C}$)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{TOUT}	Output Voltage Swing	All Transmitter outputs are loaded with $3\text{k}\Omega$ to GND				
		$V_{CC} = 5.0\text{V}$	± 5	± 5.4		V
		$V_{CC} = 3.0\text{V}$	± 3.5	± 4.0		
R _{TOUT}	Transmitter Output Resistance	$V_{CC} = V_+ = V_- = 0\text{V}$ $V_{OUT} = \pm 2\text{V}$	300	10M		Ω
I _{TSC}	Output Short Circuit Current	$V_{CC} = 3\text{V}$ to 5V $V_{OUT} = 0\text{V}$			± 60	mA

RECEIVER ELECTRICAL CHARACTERISTICS

($C_1 - C_4 = 0.1\mu\text{F}$ tested at $V_{CC} = 3\text{V}$ to 5.5V , $T_A = -40$ to 85°C , unless otherwise specified.)

Typical values are referred to $T_A = 25^\circ\text{C}$)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{RIN}	Receiver Input Voltage Operating Range		-25		25	V
V _{RIL}	RS-232 Input Threshold Low	$T_A = 25^\circ\text{C}$ $V_{CC} = 3.3\text{V}$	0.6	1.2		V
		$T_A = 25^\circ\text{C}$ $V_{CC} = 5\text{V}$	0.8	1.5		V
V _{RIH}	RS-232 Input Threshold High	$T_A = 25^\circ\text{C}$ $V_{CC} = 3.3\text{V}$		1.5	2.4	V
		$T_A = 25^\circ\text{C}$ $V_{CC} = 5\text{V}$		1.8	2.4	V
V _{RIHYS}	Input Hysteresis			0.3		V
R _{RIN}	Input Resistance	$T_A = 25^\circ\text{C}$	3	5	7	k Ω
V _{ROL}	TTL/CMOS Output Voltage Low	I _{OUT} = 1.6mA $V_{CC} = 3.3\text{V}$			0.4	V
		I _{OUT} = 3.2mA $V_{CC} = 5.5\text{V}$				
V _{ROH}	TTL/CMOS Output Voltage High	I _{OUT} = -0.5mA $V_{CC} = 3.3\text{V}$	V _{CC} -0.6	V _{CC} -0.1		V
		I _{OUT} = -1mA $V_{CC} = 5.5\text{V}$				


TIMING CHARACTERISTICS

(C₁ - C₄ = 0.1μF, V_{CC} = 3V to 5.5V, T_A = -40 to 85°C, unless otherwise specified.
Typical values are referred to T_A = 25°C)

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
D _R	Data Transfer Rate	R _L = 3KΩ	C _{L2} = 1000pF one transmitter switching	V _{CC} =3.3V		120	Kbps
t _{PHLR} t _{PLHR}	Propagation Delay Input to Output	R _{XIN} = R _{XOUT}	C _L = 150pF		4.0	9.7	μs
t _{PHLT} t _{PLHT}	Propagation Delay Input to Output	R _L = 3KΩ	C _L = 2500pF		2.0	5.0	μs
t _{PHLR} - t _{PLHR}	Receiver Propagation Delay Difference				300		ns
t _{PHLT} - t _{PLHT}	Transmitter Propagation Delay Difference				300		ns
S _{RT}	Transition Slew Rate	T _A = 25°C R _L = 3KΩ to 7KΩ V _{CC} = 3.3V measured from +3V to -3V or -3V to +3V C _L = 150pF to 1000pF		3		30	V/μs

Transmitter Skew is measured at the transmitter zero cross points

APPLICATION CIRCUITS




CAPACITANCE VALUE (μF)


V _{CC}	C ₁	C ₂	C ₃	C ₄	C _{bypass}
3.0 to 5.5	0.1	0.1	0.1	0.1	0.1

TYPICAL OPERATING CHARACTERISTICS

(VCC = +3.3V, 120kbps data rate, 0.1 μ F capacitors, all transmitters loaded with 3k Ω , TA = +25°C, unless otherwise noted.)



TRANSMITTER OUTPUT VOLTAGE
vs. LOAD CAPACITANCE



SLEW RATE
vs. LOAD CAPACITANCE

ESD PROTECTION

The PT 3232 incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is for rugged applications and environments sensitive to electro-static discharges and associated transients. The ESD tolerance is at least $\pm 15\text{kV}$ without damage or latch-up.

There are different methods of ESD testing applied:

- a) MIL-STD-883, Method 3015.7
- b) IEC1000-4-2 Air-Discharge

The Human Body Model has been the generally accepted ESD testing method for semiconductors. This method is also specified in MIL-STD- 883, Method 3015.7 for ESD testing. The premise of this ESD test is to simulate the human body's potential to store electro-static energy and discharge it to an integrated circuit. The simulation is performed by using a test model as shown in *Figure 1*. This method will test the IC's capability to withstand an ESD transient during normal handling such as in manufacturing areas where the ICs tend to be handled frequently.

The IEC-1000-4-2, formerly IEC801-2, is generally used for testing ESD on equipment and systems. For system manufacturers, they must guarantee a certain amount of ESD protection since the system itself is exposed to the outside environment and human presence. The premise with IEC1000-4-2 is that the system is required to withstand an amount of static electricity when ESD is applied to points and surfaces of the equipment that are accessible to personnel during normal usage. The transceiver IC receives most of the ESD current when the ESD source is applied to the connector pins. The test circuit for IEC1000-4-2 is shown on *Figure 2*. There are two methods within IEC1000-4-2, the Air Discharge method and the Contact Discharge method.

With the Air Discharge Method, an ESD voltage is applied to the equipment under test (EUT) through air. This simulates an electrically charged person ready to connect a cable onto the rear of the system only to find an unpleasant zap just before the person touches the back panel. The high energy potential on the person discharges through an arcing path to the rear panel of the system before he or she even touches the system. This energy, whether discharged directly or through air, is predominantly a function of the discharge current rather than the discharge voltage. Variables with an air discharge such as approach speed of the object carrying the ESD potential to the system and humidity will tend to change the discharge current. For example, the rise time of the discharge current varies with the approach speed.




Fig. 1 ESD Test Circuit for Human Body Model

The Contact Discharge Method applies the ESD current directly to the EUT. This method was devised to reduce the unpredictability of the ESD arc. The discharge current rise time is constant since the energy is directly transferred without the air-gap arc. In situations such as hand held systems, the ESD charge can be directly discharged to the equipment from a person already holding the equipment. The current is transferred on to the keypad or the serial port of the equipment directly and then travels through the PCB and finally to the IC.

The circuit models in *Figures 1 and 2* represent the typical ESD testing circuits used for these methods. The C_S is initially charged with the DC power supply when the first switch (SW1) is on. Now that the capacitor is charged, the second switch (SW2) is on while SW1 switches off. The voltage stored in the capacitor is then applied through R_S , the current limiting resistor, onto the device under test (DUT). In ESD tests, the SW2 switch is pulsed so that the device under test receives a duration of voltage.




Fig. 2. ESD Test Circuit for IEC1000-4-2







Fig. 3. ESD Test Waveform for IEC1000-4-2

For the Human Body Model, the current limiting resistor (R_S) and the source capacitor (C_S) are $1.5k\Omega$ and $100pF$, respectively. For IEC-1000-4-2, the current limiting resistor (R_S) and the source capacitor (C_S) are 330Ω and $150pF$, respectively. The higher C_S value and lower R_S value in the IEC1000-4-2 model are more stringent than the Human Body Model. The larger storage capacitor injects a higher voltage to the test point when SW2 is switched on. The lower current limiting resistor increases the current charge onto the test point.

Device Pin Tested	IEC1000-4-2	
	Air Discharge	Level
Driver Outputs	$\pm 15kV$	4
Receiver Inputs	$\pm 15kV$	4

N SUFFIX PLASTIC DIP
(MS - 001BB)






$\oplus 0.25 (0.010) \text{ (M) T}$

NOTES:

- Dimensions "A", "B" do not include mold flash or protrusions.
Maximum mold flash or protrusions 0.25 mm (0.010) per side.

Symbol	Dimension, mm	
	MIN	MAX
A	18.67	19.69
B	6.1	7.11
C		5.33
D	0.36	0.56
F	1.14	1.78
G	2.54	
H	7.62	
J	0°	10°
K	2.92	3.81
L	7.62	8.26
M	0.2	0.36
N	0.38	

D SUFFIX SOIC
(MS - 012AC)



$\oplus 0.25 (0.010) \text{ (M) T C (M)}$


NOTES:

- Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side
for A; for B - 0.25 mm (0.010) per side.





Symbol	Dimension, mm	
	MIN	MAX
A	9.8	10
B	3.8	4
C	1.35	1.75
D	0.33	0.51
F	0.4	1.27
G	1.27	
H	5.72	
J	0°	8°
K	0.1	0.25
M	0.19	0.25
P	5.8	6.2
R	0.25	0.5

DIMENSIONS in inches (mm) Minimum/Maximum		
Symbol	16 Lead	20 Lead
D	0.193/0.201 (4.90/5.10)	0.252/0.260 (6.40/6.60)
e	0.026 BSC (0.65 BSC)	0.026 BSC (0.65 BSC)

**PACKAGE: PLASTIC THIN
SMALL OUTLINE
(TSSOP)**



SOP16L (W) Package



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	2.65
A1	0.05	—	0.20
A2	2.25	2.30	2.35
A3	0.97	1.02	1.07
b	0.35	—	0.44
b1	0.34	0.37	0.39
c	0.25	—	0.31
c1	0.24	0.25	0.26
D	10.10	10.30	10.50
E	10.26	10.41	10.60
E1	7.30	7.50	7.70
e	1.27BSC		
L	0.55	—	0.85
L1	1.40BSC		
θ	0	—	8°
L/平载体尺寸 (mm)	140*160		
	160*250		

SSOP16 Package

